استفاده از سخت افزارهای شتاب دهنده برای بهبود کار آیی معماری در پردازش در حافظه

عنوان پاياننامه

The performance of modern microprocessors is mainly limited by power and off-chip bandwidth walls. The emerging process-in-memory architectures present a unique opportunity to reduce both power usage and data movement overheads by moving computation closer to memory. This is achieved by stacking a logic layer on top of one or multiple memory layers in a TD fashion. Current process-in-memory proposals leverage the logic layer to build varying processing units, ranging from application-specific accelerators to generalpurpose cores. In this paper, we propose a new processing-in-memory architecture that uses a neural network as the memory-side general-purpose accelerator. This architecture is mainly motivated by the observation that in many real-world applications, some program regions, or even the entire program, can be replaced by a neural network that is learned to mimic the function of the region. This architecture benefits from both flexibility of general-purpose processors and superior performance of application-specific accelerators. Experimental results show that this method provides up to Y.TX speedup over a processor-side neural network accelerator and up to \.\(\exist{X}\) .speedup over a memory-side general-purpose core

چكيده پايان نامه

پردازش در حافظه شبکه عصبی

كلمات كليدي

Processing-in-memory

كلمات كليدي انگليسي

Neural network

Hardware acceleration